Serial No.: 10/604,128

Atty Docket No. JCLA10688-R

## In The Claims:

Please amend the claims as follows:

1. (currently amended) A driving circuit for a display, comprising:

a timing controller, used to receive a color driving signal, and to output a corresponding color driving signal according to a timing of the timing controller;

a data controller, having a multi-gray scale, wherein the data controller is coupled to the timing controller to receive the color driving signal, and to make the color driving signal correspond to a related gray of the multi-gray scale according to the multi-gray scale, so as to output a gray-level signal; and

an inverter, coupled to the data controller to receive the gray-level signal and to invert the gray-level signal, so as to output a color output signal to the display[[.]],

wherein the driving circuit does not include a digital to analog converter (DAC).

- 2. (original) The driving circuit for the display of claim 1, wherein the inverter inverts the gray-level signal according to a voltage level of the gray-level signal.
- 3. (original) The driving circuit for the display of claim 1, wherein the timing controller is further used to receive a clock signal (CLK), a horizontal synchronization signal (HSYNC), a vertical synchronization signal (VSYNC), and a differential enable signal (DE).
- 4. (original) The driving circuit for the display of claim 1, wherein the driving circuit is an ASIC (Application Specific Integrated Circuit).

Atty Docket No. JCLA10688-R

Serial No.: 10/604,128

5. (original) The driving circuit for the display of claim 1, wherein the display is a LCD (Liquid Crystal Display).

(currently amended) An operating method for a display driving circuit, comprising:
receiving a color driving signal, and outputting a corresponding color driving signal
according to a timing;

receiving the color driving signal, and making the color driving signal correspond to a related gray of a multi-gray scale according to the multi-gray scale, so as to output a gray-level signal; and

inverting the gray-level signal, so as to output a color output signal to the display[[.]], wherein the display driving circuit does not include a digital to analog converter (DAC).

- 7. (original) The operating method for the display driving circuit of claim 6, wherein the multi-gray scale is included in a data controller in the driving circuit.
- 8. (original) The operating method for the display driving circuit of claim 6, wherein the gray-level signal is inverted by an inverter in the driving circuit.
- 9. (original) The operating method for the display driving circuit of claim 8, wherein the inverter inverts the gray-level signal according to a voltage level of the gray-level signal.
- 10. (original) The operating method for the display driving circuit of claim 6, wherein a timing controller in the driving circuit is used to receive the color driving circuit, and output the color driving circuit according to the timing.

Serial No.: 10/604,128

Atty Docket No. JCLA10688-R

(DE).

- 11. (original) The operating method for the display driving circuit of claim 10, wherein the timing controller is further used to receive a clock signal (CLK), a horizontal synchronization signal (HSYNC), a vertical synchronization signal (VSYNC), and a differential enable signal
- 12. (original) The operating method for the display driving circuit of claim 6, wherein the driving circuit is an ASIC (Application Specific Integrated Circuit).
- 13. (original) The operating method for the display driving circuit of claim 6, wherein the display is an LCD (Liquid Crystal Display).